Share This
table started by
pumpkin for the Computer Science Base
There is no user-contributed description yet.
Add More Topics
Save this view to a base, or just for yourself.
24 Computer Architecture topics matching:
Filter this Collection|
|
|||
|---|---|---|---|
| x name | x image | x CPU Design | x article |
| x ARM architecture |
|
Reduced instruction set computer |
The ARM is a 32-bit reduced instruction set computer (RISC) instruction set architecture (ISA) developed by ARM Limited. It was known as the Advanced RISC Machine, and before that as the Acorn RISC Machine. The ARM architecture is the most widely...
|
| x Intel Architecture-64 |
|
Complex instruction set computer | |
| x x86-32 (32 bit Intel x86) |
|
Complex instruction set computer |
IA-32 (Intel Architecture, 32-bit), often generically called x86, x86-32 or i386, is the instruction set architecture of Intel's most commercially successful microprocessors yet. It is a 32-bit extension, first implemented in the Intel 80386, of the...
|
| x AVR32 architecture |
The AVR32 architecture is a 32-bit RISC architecture, introduced by Atmel in 2006.
There are two families using the AVR32
|
||
| x MIPS architecture |
|
Reduced instruction set computer |
MIPS (originally an acronym for Microprocessor without Interlocked Pipeline Stages) is a reduced instruction set computing (RISC) instruction set architecture (ISA) developed by MIPS Computer Systems (now MIPS Technologies). The early MIPS...
|
| x Harvard architecture |
The Harvard architecture is a computer architecture with physically separate storage and signal pathways for instructions and data. The term originated from the Harvard Mark I relay-based computer, which stored instructions on punched tape (24 bits...
|
||
| x Reduced instruction set computer |
The acronym RISC (pronounced as risk), for reduced instruction set computer, represents a CPU design strategy emphasizing the insight that simplified instructions that "do less" may still provide for higher performance if this simplicity can be...
|
||
| x EISC |
The EISC (Extendable Instruction Set Computer) is a compressed code processor architecture for embedded applications. It has both the properties of RISC architecture,simplicity, and that of CISC processor,expenability. The architecture is developed...
|
||
| x Dataflow architecture |
Dataflow architecture is a computer architecture that directly contrasts the traditional Von Neumann architecture or control flow architecture. Dataflow architectures do not have a program counter or (at least conceptually) the executability and...
|
||
| x Modified Harvard Architecture |
The Modified Harvard Architecture is a variation of the Harvard computer architecture that allows the contents of the instruction memory to be accessed as if it were data. Most modern computers that are documented as Harvard Architecture are, in...
|
||
| x Transport Triggered Architectures |
|
The transport triggered architecture (TTA) is an application-specific instruction-set processor (ASIP) architecture template that allows easy customization of microprocessor designs. The basic idea of transport triggering is to allow programs to...
|
|
| x Vaakya Architecture |
Owned by Vaakya Technologies Pvt. Ltd., Vaakya Architecture is a cross-platform distributed computing architecture. Vaakya Architecture was designed with the intention to build the most critical infrastructure and middleware components into one...
|
||
| x Von Neumann architecture |
|
The von Neumann architecture is a design model for a stored-program digital computer that uses a processing unit and a single separate storage structure to hold both instructions and data. It is named after the mathematician and early computer...
|
|
| x ESA/390 |
|
ESA/390 (Enterprise Systems Architecture/390) was introduced in September 1990 and is IBM's last 31-bit-address/32-bit-data mainframe computing design, copied by Amdahl, Hitachi, and Fujitsu among other competitors. It was the successor of System...
|
|
| x Z/Architecture |
z/Architecture, initially and briefly called ESA Modal Extensions (ESAME), refers to IBM's 64-bit computing architecture for the current generation of IBM mainframe computers. IBM introduced its first z/Architecture-based system, the zSeries Model...
|
||
| x System/370 |
|
The IBM System/370 (S/370) was a model range of IBM mainframes announced on June 30, 1970 as the successors to the System/360 family. The series maintained backward compatibility with the S/360, allowing an easy migration path for customers; this,...
|
|
| x System/360 |
|
The IBM System/360 (S/360) is a mainframe computer system family announced by IBM on April 7, 1964. It was the first family of computers designed to cover the complete range of applications, from small to large, both commercial and scientific. The...
|
|
| x PowerPC |
|
PowerPC (short for Performance Optimized With Enhanced RISC Processor Chip, often abbreviated as PPC) is a RISC architecture created by the 1991 Apple–IBM–Motorola alliance, known as AIM. Originally intended for personal computers, PowerPC CPUs have...
|
|
| x PA-RISC family |
|
PA-RISC is an instruction set architecture (ISA) developed by Hewlett-Packard. As the name implies, it is a reduced instruction set computer (RISC) architecture, where the PA stands for Precision Architecture. The design is also referred to as HP/PA...
|
|
| x DEC Alpha |
|
Reduced instruction set computer |
Alpha, originally known as Alpha AXP, was a 64-bit reduced instruction set computer (RISC) instruction set architecture (ISA) developed by Digital Equipment Corporation (DEC), designed to replace the 32-bit VAX complex instruction set computer (CISC...
|
| x 68k | Complex instruction set computer |
The Motorola 680x0/m68k/68k/68K is a family of 32-bit CISC microprocessors. During the 1980s and early 1990s, they were popular in personal computers and workstations and were the primary competitors of Intel's x86 microprocessors. Although no...
|
|
| x SPARC |
|
Reduced instruction set computer |
SPARC (from Scalable Processor Architecture) is a RISC instruction set architecture (ISA) developed by Sun Microsystems introduced in 1986.
SPARC is a registered trademark of SPARC International, Inc., an organization established in 1989 to promote...
|
| x SuperH |
|
SuperH (or SH) is a 32-bit reduced instruction set computer (RISC) instruction set architecture (ISA) developed by Hitachi. It is implemented by microcontrollers and microprocessors for embedded systems.
The SuperH processor core family was first...
|
|
| x Nvidia Tegra |
NVIDIA Tegra is a system-on-a-chip with an ARM processor developed by NVIDIA for mobile devices such as smartphones, PDAs and MIDs.
The line-up currently consists of the Tegra APX 2500, Tegra APX 2600, Tegra 600, and Tegra 650 processors. The APX...
|
||
